

1 This invention relates to systems for, and methods  
2 of, recovering digitally modulated television signals from the  
3 noise and distortion in coaxial cables. More particularly,  
4 this invention relates to systems for, and methods of,  
5 recovering quadrature amplitude modulated signals from the  
6 noise and distortion in coaxial cables. In these systems and  
7 methods, quadrature amplitude modulation is used to transmit  
8 the television information. The systems and methods of this  
9 invention use digital techniques to recover the quadrature  
10 amplitude modulated signals from the noise and distortion in  
11 the coaxial cables.

12  
13 Modern digital telecommunication systems are  
14 operating at ever-increasing data rates to accommodate  
15 society's growing demands for information exchange. However,  
16 increasing the data rates, while at the same time  
17 accommodating the fixed bandwidths allocated by the Federal  
18 Communications Commission (FCC), requires increasingly  
19 sophisticated signal processing techniques. Since low cost,  
20 small size and low power consumption are important in the  
21 hardware implementations of such communications systems,  
22 custom integrated-circuit solutions are important in achieving  
23 these goals.

24  
25 Next-generation digital television systems such as  
26 proposed cable television (CATV) and high-definition  
27 television (HDTV) will rely on transceivers to deliver data at  
28 rates in excess of thirty megabits per second (30 Mb/s).  
29 Quadrature amplitude modulation (QAM) techniques, used in  
30 high-speed modems and digital radio systems, represent a  
31 promising transmission format for CATV and HDTV systems. In  
32 quadrature amplitude modulation (QAM) systems, a pair of



09819049-012098  
860270-64061860

1 rates. The three (3) integrated circuit chips consume a  
2 relatively low amount of power and occupy a relatively small  
3 space. Steps are now being taken to provide in a single chip  
4 the system now provided in three (3) chips. This chip will  
5 occupy even less space and consume less power than the three  
6 (3) chip system.

7  
8 In one embodiment of the invention, analog signals  
9 encoded with quadrature amplitude modulation (QAM) pass  
10 through a coaxial cable at a particular baud rate. The analog  
11 signals have a carrier frequency individual to the TV station  
12 being received. These signals are mixed with signals from a  
13 variable frequency oscillator to produce signals at a  
14 particular intermediate frequency (IF). An analog-digital  
15 converter (ADC) converts the intermediate frequency (IF)  
16 signals to corresponding digital signals which are demodulated  
17 to produce two digital signals having a quadrature phase  
18 relationship.

19  
20 After being filtered and derotated, the two digital  
21 signals pass to a symmetrical equalizer including a feed  
22 forward equalizer (FFE) and a decision feedback equalizer  
23 (DFE) connected to the FFE in a feedback relationship. The  
24 DFE may include a slicer providing amplitude approximations of  
25 increasing sensitivity at progressive times. Additional  
26 slicers in the equalizer combine the FFE and DFE outputs to  
27 provide the output data without any of the coaxial cable noise  
28 or distortions.

29  
30 The equalizer outputs and initially the derotation  
31 outputs, and the slicer outputs, servo (1) the oscillator to  
32 obtain the IF frequency, (2) the ADC sampling clock to obtain

1 the digital conversion at a rate having a particular  
2 relationship to the particular baud rate and (3) the  
3 derotator. The servos may have (1) first constants initially  
4 after the selected TV channel is changed and (2) second time  
5 constants thereafter. The ADC gain is also servoed (1)  
6 initially in every ADC conversion and (2) subsequently in  
7 every nth ADC conversion where  $n = \text{integer} > 1$ . The above  
8 recover the QAM data without any of the noise or distortion in  
9 the coaxial cable.

10  
11 In the drawings:

12 Figure 1 is a diagram schematically illustrating a  
13 system for transmitting analog television signals (video and  
14 audio) from a selected one of a number of channels or stations  
15 through a coaxial cable for reception by a subscriber, the  
16 analog signals having been encoded using quadrature amplitude  
17 modulation;

18 Figures 2A and 2B collectively constitute a circuit  
19 diagram, primarily in block form, of a system constituting one  
20 embodiment of the invention for recovering the quadrature  
21 amplitude modulated signals from the noise and distortion in  
22 the coaxial cable;

23 Figure 3 is a schematic diagram illustrating how a  
24 cosine signal is generated in one of the stages of Figure 2 on  
25 a digital basis;

26 Figure 4 is a simplified schematic diagram  
27 illustrating how the derotator and equalizer included in the  
28 embodiment of Figures 2A and 2B produce an undistorted  
29 quadrature amplitude modulation constellation corresponding to  
30 the quadrature amplitude modulation signal generated by the  
31 transmitting station;

SECRET 64067860

1           Figure 5 is a circuit diagram, primarily in block  
2 form, illustrating in additional detail data and error slicer  
3 stages in an equalizer chip shown in Figure 2A;

4           Figure 6 is a chart further illustrating the  
5 possible output values of the slicer when operating in a 64-  
6 QAM mode;

7           Figure 7 is a schematic diagram illustrating how  
8 certain closed loop servos included in the embodiment of  
9 Figures 2A and 2B operate when the equalizer chip shown in  
10 Figure 2 provides a QAM constellation with a phase rotation  
11 displaced from the QAM constellation transmitted through the  
12 coaxial cable by the selected station;

13           Figure 8 is a curve further illustrating how the  
14 closed loop servos included in the embodiment of Figures 2A  
15 and 2B operate when the equalizer chip shown in Figure 2A  
16 provides a QAM waveform with a sampling phase displaced from  
17 the ideal sampling phase generated by the transmitting  
18 station; and

19           Figure 9 illustrates how filters included in the  
20 equalizer chip shown in Figure 2 produce different parts of  
21 the composite QAM signal which is free of the distortion in  
22 the coaxial cable.

23  
24           In one embodiment of the invention, a plurality of  
25 television stations or channels 10 (Figure 1) are provided to  
26 transmit television signals (video and audio) through a  
27 coaxial cable 12 to a receiver (not shown). Each of the  
28 television channels 10 provides a carrier signal at a  
29 frequency individual to such channel. The carrier frequency  
30 for the lowest one of the stations or channels 10 may be  
31 approximately thirty (30) megahertz (30 MHz) and the carrier  
32 frequency for the highest one of the stations or channels may

03819049 012098  
060270 04067860

1 have a value of approximately seven hundred and fifty  
2 megahertz (750 MHz). The separation in frequency between  
3 adjacent pairs of channels may be approximately six megahertz  
4 (6 MHz).

5  
6 The television signals (video and audio) are  
7 digitally compressed and encoded and transmitted through the  
8 coaxial cable 12 using quadrature amplitude modulation. The  
9 television signals modulated as described above are  
10 transmitted through the coaxial cable 12 at a particular baud  
11 rate. The signals may be compressed by an amount depending  
12 upon the baud rate.

13  
14 A system as described above is well known in the  
15 art. Such a system is being proposed to transmit cable  
16 television (CATV) signals and is proposed for use to transmit  
17 high definition television signals (HDTV) through a coaxial  
18 cable such as the cable 12.

19  
20 As the modulated television signals are transmitted  
21 through the coaxial cable 12, noise and distortion develop in  
22 the coaxial cable. The distortion may develop from a number  
23 of factors. For example, the distortion may develop in cable  
24 television systems from impedance mismatches and reflections  
25 from unterminated stubs. In high definition broadcast  
26 television signals, the distortion may result from multi-path  
27 reflections. The distortion in the coaxial cable 12 is so  
28 significant that it may prevent the QAM signal from being  
29 recovered. The QAM signal has to be recovered in order for  
30 the television signals (audio and video) to be processed in  
31 the set-top box.

32



The multiplier 20 multiplies the digital signals by a cosine function and the multiplier 22 multiplies the digital signals by a sine function. The multiplication by the cosine function occurs from a phase standpoint at progressive  $90^\circ$  intervals. Thus the multiplication occurs with successive digital values of +1,0,-1,0,+1,0,-1,0, etc. In like manner, the multiplication of the digital signals by the sine function occurs at  $90^\circ$  intervals as by successive digital values of 0,+1,0,-1,0,+1, 0,-1, etc. The sine and cosine functions formulated as specified above are shown in Figure 3. The sine function is shown in a solid line and the cosine function is shown in broken lines.

Since the multiplication by each of the sine and cosine functions occurs at four times the baud rate, each of the multipliers 20 and 22 produces signals at a frequency four (4) times the baud rate. The signals from the multipliers 20 and 22 are respectively introduced to canonic signed digit low pass filters 24 and 26. Such low pass filters are well known in the art. For example, they are disclosed in an article entitled "A 200 MHz, All-Digital QAM Modulator and Demodulator in 1.2-um CMOS for Digital Radio Applications" written by Bennett C. Wong and Henry Samueli and published in the IEEE Journal of Solid-State Circuits in December 1991. One advantage of such a low pass filter is that it employs a series of adders rather than multipliers as in other filters. Adders are distinctly advantageous over multipliers because they are considerably less complicated in construction and operation than multipliers. This provides for simplicity in the construction and operation of the low pass filters and for a minimal dissipation of power in the filters.



1           The frequency of the signals from the low pass  
2 filters 24 and 26 is divided by two (2) in a pair of stages 28  
3 and 30. The dividers 28 and 30 are disclosed in the article  
4 specified in the previous paragraph. After such division, the  
5 frequency of the digital signals is still two (2) times the  
6 baud rate of the quadrature amplitude modulated data in the  
7 coaxial cable 12. The signals from the dividers 28 and 30 are  
8 then introduced to a phase derotator 32. The phase derotator  
9 32 is considered to be one (1) of the novel features of this  
10 invention. The phase derotator 32 multiplies the baseband  
11 digital signals from the dividers 28 and 30 by the  
12 trigonometric functions  $\sin \phi$  and  $\cos \phi$ . These trigonometric  
13 functions have a sampling frequency corresponding to that of  
14 the digital signals from the dividers 28 and 30. The  
15 functions  $\cosine \phi$  and  $sine \phi$  are supplied by a stage 34.

16  
17           If the output from the divider 28 is considered as I  
18 and the output from the divider 30 is considered as Q, the  
19 multiplications provided in the derotator 32 may be indicated  
20 as

$$I \cos \phi$$

$$Q \sin \phi$$

$$I \sin \phi$$

$$Q \cos \phi$$

25 The multiplicands listed above may be combined in pairs as

$$I \cos \phi - Q \sin \phi \text{ and}$$

$$I \sin \phi - Q \cos \phi$$

28 to produce outputs on lines 36 and 38 of the phase derotator.

29  
30           If the phases of the pairs of the signals  $I \cos \phi$   
31  $- Q \sin \phi$  and  $I \sin \phi - Q \cos \phi$  do not match the phases of the  
32 transmitted QAM constellation, there will be a rotation of the

1 signals. This may be seen from Figure 4 where four (4)  
 2 columns and four (4) rows are shown and where Q is shown on  
 3 the horizontal axis and I is shown on the vertical axis. When  
 4 the phases of I and Q are properly aligned, the QAM  
 5 constellation will have the relationship shown in Figure 4.  
 6 In this relationship, the I values have a perpendicular  
 7 relationship and are stationary and the Q values have a  
 8 horizontal relationship and are stationary. If the phases of  
 9 I and Q are not properly aligned with the transmitted QAM  
 10 constellation, the I and Q constellation will spin at a rate  
 11 dependent upon the differences in phase between the I and Q  
 12 constellation on the one hand and the transmitted QAM  
 13 constellation in the coaxial cable 12 on the other hand.

14  
 15 The stages 20, 22, 24, 26, 28, 30 and 32 have been  
 16 included in an integrated circuit chip generally indicated at  
 17 34 in Figure 2A. This chip is designated in Figure 2A as QAM  
 18 DEMOD CHIP and is shown in broken lines. The signals from the  
 19 phase derotator 32 in the integrated circuit chip 34 pass  
 20 through the lines 36 and 38 to a feed forward equalizer (FFE)  
 21 40 in an integrated circuit chip generally indicated at 42.  
 22 The chip 42 is designated in Figure 2 as an "EQUALIZER CHIP"  
 23 and is shown in broken lines. A suitable feed forward  
 24 equalizer 40 is disclosed in an article entitled "A 100 MHz,  
 25 5MBaud Decision Feedback Equalizer for Digital Television  
 26 Applications" written by Robindra B. Joshi and Henry Samueli  
 27 and published in the IEEE International Solid-States Circuits  
 28 Conference on February 16, 1994. The feed forward equalizer  
 29 40 may perform either a T-spaced function or a T/2-spaced  
 30 function.

31  
 32

1           The rate of occurrence of the outputs from the feed  
2 forward equalizer 40 is divided in the chip 42 by a pair of  
3 stages 44 and 46. Each of these divisions is by a factor of  
4 two (2). This causes the digital signals from the dividers 44  
5 and 46 to have the baud rate of the analog signals introduced  
6 to the converter 18. The signals from the dividers 44 and 46  
7 are respectively introduced to adders 48 and 50 as are outputs  
8 from a decision feedback equalizer 52. The adders 48 and 50  
9 and the decision feedback equalizer 52 are included in the  
10 equalizer chip 42. The decision feedback equalizer 52 and the  
11 combination of the stages in the equalizer chip 42 are  
12 considered to be new to this invention.

13  
14           The adder 48 adds the outputs of the feed forward  
15 equalizer 40 and the decision feedback equalizer 52 to provide  
16 an output which is introduced to a slicer 54. This addition  
17 may be seen from Figure 9. As will be seen, a composite  
18 signal generally indicated at 51 is shown as being comprised  
19 respectively of left and right halves 51a and 51b. The feed  
20 forward equalizer 40 may be considered to correct for  
21 distortions in the left half 51a of the composite signal 51  
22 and the decision feedback equalizer 52 may be considered to  
23 correct for distortions in the right half 51b of the composite  
24 signal 51. The adder 48 accordingly provides the binary value  
25 of the composite signal 51.

26  
27           The outputs from the adders 48 and 50 are shown in  
28 Figure 2A as being respectively introduced to a pair of  
29 slicers 54 and 56. Slicers such as the slicers 54 and 56 are  
30 considered to be known in the art. Each of the slicers 54 and  
31 56 operates to provide a plurality (such as eight (8)) of  
32 progressive values and to determine the particular one of the

1 eight (8) values closest to the output of the associated  
 2 adder. For example, the slicer 54 selects a particular one of  
 3 the eight (8) values closest to the output of the adder 48 and  
 4 then provides this output on a line 58. Similarly, the slicer  
 5 56 selects a particular one of the eight (8) values closest to  
 6 the output of the adder 50 and then provides this output on a  
 7 line 60. The slicers 54 and 56 are included in the integrated  
 8 circuit chip 42.

9  
 10 As will be seen in Figure 2A, the stages on the  
 11 integrated circuit chip 42 are symmetrical with respect to the  
 12 I and Q channels. The symmetry is provided because of the  
 13 symmetrical relationship of the stages 44, 48 and 54 between  
 14 the equalizers 40 and 52 and the stages 46, 50 and 56 between  
 15 the equalizers. The symmetrical relationship of the stages in  
 16 the integrated circuit chip 42 facilitates an optimal  
 17 detection of the quadrature amplitude modulated signals on the  
 18 lines 58 and 60 with much less complexity than an asymmetrical  
 19 structure. The symmetrical structure is practical when the  
 20 analog-digital converter 18 operates on the IF signal. When  
 21 the analog-digital converter operates on the baseband I and Q  
 22 signals, an asymmetrical structure is required. This  
 23 increases the complexity of the hardware.

24  
 25 Figure 5 illustrates certain of the stages in Figure  
 26 2A in additional detail. Figure 5 shows the adder 48 and the  
 27 slicer 54 also shown in Figure 2A. Figure 5 also shows the  
 28 output from the feed forward equalizer 40 on a line 62 and the  
 29 output from the decision feedback equalizer 52 on a line 64,  
 30 both of these outputs being introduced to the adder 48. As in  
 31 Figure 2A, the output of the adder 48 is shown as being  
 32 introduced to the slicer 54. The output of the adder 48 is

also shown in Figure 5 as being introduced to the input of a slicer 66 which is included in the decision feedback equalizer 52 shown in broken lines in Figure 5. The slicer 66 also receives a control input on a line 68. The output of the slicer 66 is introduced to a stage 70 which determines the difference between the output of the slicer 66 and the output of the adder 48. The output of the stage 70 is introduced on a line 71 to both the feed forward equalizer 40 and the decision feedback equalizer 52 also shown in Figure 2A. This output may be considered to constitute the error feedback from the slicer 66 to the feed forward equalizer 40 and the decision feedback equalizer 52 in Figure 2A.

The control line 68 receives successive binary indications from a microprocessor 72 (Figure 2B) of two (2), four (4), eight (8) and sixteen (16) binary values. These respectively represent the square roots of four (4), sixteen (16), sixty four (64) and two hundred and fifty six (256). When the control line 68 in Figure 5 receives a binary indication of two (2), the slicer 66 selects the binary value from the adder 48 closest to the two (2) progressive binary values in the slicer 66 and substitutes the closest of these two (2) values in the slicer 66 as the output from the slicer 66.

After a fixed period of time preset into the microprocessor 72, the slicer 66 provides four (4) progressive binary values and determines which one of these four (4) progressive binary values is closest to the binary value now provided as the output from the slicer. After an additional fixed period of time preset by the microprocessor 72, the slicer 66 again increases the number of progressive binary

1 values, this time to eight (8). The slicer 66 then determines  
2 the individual one of the eight (8) progressive binary values  
3 closest to the adjusted input to the slicer 66 and selects  
4 this individual one of the progressive binary values as the  
5 new adjusted output from the slicer 66. If the receiver is  
6 operating in the 256-QAM mode, then, after another fixed  
7 period of time preset by the microprocessor 72, the slicer 66  
8 again repeats this procedure, but this time with sixteen (16)  
9 progressive values in the slicer 66.

10  
11 In this way, the slicer 66 initially provides a  
12 coarse control and, in subsequent time periods preset by the  
13 microprocessor 72, provides controls of progressively  
14 increasing sensitivity. These controls of progressively  
15 increasing sensitivity are fed by the slicer 66 to the stage  
16 70, which produces the error signal that is fed back to the  
17 feed forward equalizer 40 and the decision feedback equalizer  
18 52 to control the operation of coefficient updating loops in  
19 the equalizers. Upon each such feedback, the feed forward  
20 equalizer 40 and the decision feedback equalizer 52 adjust the  
21 values of the binary filter coefficients in the equalizers to  
22 provide an output of progressively increasing accuracy from  
23 the slicer 54.

24  
25 Although the discussion above has centered  
26 specifically on the adder 48, the slicer 66 and the slicer 54,  
27 it will be appreciated that similar operations may be provided  
28 for a slicer (corresponding to the slicer 66) associated with  
29 the adder 50 and the slicer 56 to provide an output of  
30 progressively increasing accuracy from the slicer 56. As a  
31 result, the slicers 54 and 56 progressively provide, at  
32 successive instants of time, in-phase (I) and quadrature (Q)

09819049-012095

1 data estimates which progressively approach the values of the  
2 quadrature amplitude modulated data in the coaxial line 12.

3  
4 In providing at progressive instants of time the  
5 outputs discussed in the previous paragraph, the slicer 66 in  
6 Figure 5 provides at progressive instants of time two (2),  
7 four (4), eight (8) and sixteen (16) binary levels. The  
8 corresponding slicer associated with the adder 50 provides  
9 similar numbers of binary levels at progressive instants of  
10 time. Since the two (2) slicers respectively represent I and  
11 Q, they provide at successive instants of time four (4),  
12 sixteen (16), sixty four (64) and two hundred and fifty six  
13 (256) possible output pairs. This may be seen from the  
14 representation shown in Figure 4 for the case of sixteen (16)  
15 outputs.

16  
17 There are a number of closed loop servos which  
18 enhance the response of the system constituting this  
19 invention. One of these is indicated generally at 74 in  
20 Figure 2B. It provides an automatic gain control for the  
21 analog signals introduced to the analog-digital converter 18.  
22 As will be appreciated, it is desirable to regulate the gain  
23 of the analog signals before they are converted to digital  
24 signals by the converter 18. One reason is that the amplitude  
25 of the analog signals at each instant affects the  
26 characteristics of the television information. The automatic  
27 gain control (AGC) servo 74 includes an AGC discriminant stage  
28 76, an accumulator stage 78, a multiplier 80 and a digital-to-  
29 analog converter 82. The converter 82 may be a delta-sigma  
30 converter well known in the art. Although the stages 74, 76,  
31 78, 80 and 82 may be considered to be individually known in  
32 the art, they are not known in the environment included in





1 microprocessor 72 at a first fixed value. This first value  
2 for the constant  $b_0$  is set so that the servo 74 can provide  
3 strong (or coarse) adjustments after the television station or  
4 channel 10 desired to be viewed has been changed.

5  
6 After a fixed period of time preset by the  
7 microprocessor 72, the constant  $b_0$  is changed by the  
8 microprocessor 72 to a second value. This second value of the  
9 constant  $b_0$  provides for a weaker regulation than the first  
10 value of the constant  $b_0$ . This weaker regulation is quite  
11 satisfactory because of the previously strong (or coarse)  
12 regulation during the period of the first value of the  
13 constant. The output of the multiplier 80 is converted to an  
14 analog value by the converter 82. This analog value is used  
15 to regulate the gain of the analog signals introduced to the  
16 input to the analog-digital converter 18.

17  
18 Another closed loop servo, generally indicated at 84  
19 in Figure 2B, corrects for the frequency of the variable  
20 frequency oscillator 14 (e.g. voltage controlled oscillator)  
21 to provide the oscillator with a frequency which differs from  
22 the carrier frequency for the selected station 10 by the  
23 intermediate frequency of five megahertz (5 MHz). In this  
24 way, a constant intermediate frequency can be provided  
25 regardless of which one of the stations 10 in the plurality is  
26 selected. The servo 84 includes an intermediate frequency  
27 (IF) carrier phase detector 86 having inputs respectively  
28 connected initially to the two (2) output lines 36 and 38 from  
29 the derotator 32 in Figure 2A. The output lines 36 and 38 are  
30 respectively designated as IDEROT and QDEROT in Figure 2A.  
31 Inputs to the intermediate carrier phase detector 86 are also  
32

1 respectively connected to the output lines 58 and 60 from the  
2 slicers 54 and 56.

3

4 As will be seen, the phase detector 86 has four (4)  
5 inputs. Two of these inputs may be considered as decision  
6 values and are obtained from the output lines 58 and 60.  
7 These decision values may be respectively designated as  $\hat{I}$  and  
8  $\hat{Q}$ . The outputs from the lines 36 and 38 may be respectively  
9 designated as I and Q. The four (4) inputs may be combined to  
10 obtain the following outputs:

11 
$$I\hat{Q}$$

12 
$$Q\hat{I}$$

13 These two (2) values are subtracted from each other as  
14 follows:

15 
$$I\hat{Q} - Q\hat{I}$$

16

17 When there is no phase error in the output signals on the  
18 lines 58 and 60 relative to the ideal QAM constellation as  
19 shown in Figure 4,  $I\hat{Q} - Q\hat{I} = 0$ . When  $I\hat{Q} - Q\hat{I}$  is different  
20 from zero (0), the magnitude of this difference represents the  
21 amount of the phase error in the output signals on the lines  
22 58 and 60 relative to the ideal QAM constellation.

23

24 The phase error signal  $I\hat{Q} - Q\hat{I}$  may be simplified in  
25 hardware by instead computing the following phase error term

26 
$$\text{sgn} [I \text{sgn} (\hat{Q}) - Q \text{sgn} (\hat{I})]$$

27 where the designation "sgn" in front of a term indicates  
28 whether the term is positive or negative. This simplified  
29 phase error term can be computed without the need for  
30 multiplications. This greatly simplifies the hardware  
31 implementation.

32

1           As previously described, the decision values  $\hat{Q}$  and  $\hat{I}$   
2 correspond to an individual one of a number of binary values.  
3 For example, Figure 6 indicates four (4) binary values between  
4 zero (0) and plus seven (+7) and four (4) binary values  
5 between zero and minus seven (-7). One of these binary values  
6 is indicated at 89 in Figure 7 for the case of 4-QAM. If  
7 there is a phase error between the outputs on the lines 58 and  
8 60 and the ideal QAM constellation represented by the circles  
9 in Figure 7, the I and Q outputs of the phase derotator 32 may  
10 be shifted to a position 91 in Figure 7. As will be seen,  
11 this shift to the position 91 causes I to have an error  
12 indicated at 93 in Figure 7 and Q to have an error indicated  
13 at 95 in Figure 7. The phase detector 86 detects the  
14 difference 93 in the position between I and  $\hat{I}$  along the  
15 vertical axis and the difference 95 in the position Q and  $\hat{Q}$   
16 along the horizontal axis computes the phase error denoted by  
17  $\gamma$  in Figure 7.

18  
19           The above phase detector technique is used in  
20 conjunction with a sweep circuit to obtain an initial coarse  
21 acquisition of the QAM signal. The sweep circuit is  
22 implemented under the control of the microprocessor 72 which  
23 provides a small positive or negative offset value at the  
24 input of an accumulator 88 in Figure 2B. This offset causes  
25 the accumulator output to either ramp up or down depending on  
26 whether the offset was positive or negative. A digital-analog  
27 converter 96 converts these binary numbers to a ramping  
28 voltage which controls the variable frequency oscillator 14.  
29 This enables the oscillator 14 to sweep through a range of  
30 frequencies and thus match up exactly with the carrier  
31 frequency of the incoming QAM signal.

1 After a fixed period of time preset by the  
2 microprocessor 72, the phase detector technique is changed to  
3 provide a more precise, fine resolution, phase tracking  
4 capability. The fine resolution phase tracking algorithm is  
5 computed as

$$e_I \hat{Q} - e_Q \hat{I}$$

7 where  $e_I$  is the I channel slicer error on the line 71, and  $e_Q$   
8 is the channel slicer error 56 on a line corresponding to the  
9 line 71. The phase error computation specified in the  
10 equation immediately above is similar to the coarse  
11 acquisition technique except that I and Q have been  
12 respectively replaced by  $e_I$  and  $e_Q$ . The fine resolution phase  
13 error signal  $e_I \hat{Q} - e_Q \hat{I}$  may be simplified in hardware by instead  
14 computing the following phase error term

$$e_I \text{sgn}(\hat{Q}) - e_Q \text{sgn}(\hat{I})$$

16 This simplified phase error term can be computed without the  
17 need for multiplications. This greatly simplifies the  
18 hardware implementation. In these equation, the designation  
19 "Sgn" in front of a term indicates whether the term is  
20 positive or negative.

21  
22 The output from the detector 86 is introduced to a  
23 pair of stages connected in parallel in Figure 2B. One of  
24 these stages constitutes the accumulator 88 and the other  
25 stage constitutes a multiplier 90. The multiplier 90 is  
26 multiplied by a constant  $a_1$  which is preset by the  
27 microprocessor 72. The multiplier 90 in effect damps the  
28 output of the accumulator 88 by a factor dependent upon the  
29 value of the constant  $a_1$ . The accumulator 88 and the  
30 multiplier 90 provide outputs which are combined in an adder  
31 92. The output from the adder 92 is introduced to a  
32 multiplier 94 which multiplies this output by a constant  $b_1$



1 slicer error output on the line associated with the slicer 56  
2 and corresponding to the line 71 and also receives the outputs  
3 on the lines 58 and 60. This provides a fine resolution phase  
4 control because, after equalizer convergence, the slicer error  
5 on the line 71 and the slicer error on the line corresponding  
6 to the slicer 71 are very precise.

7  
8 The output of the detector 86 is also introduced to  
9 a filter stage consisting of an accumulator 104 and a  
10 multiplier 110. The output of the multiplier 110 is a  
11 filtered phase error term  $\phi$  which is applied to the phase  
12 derotator blocks 32 and 34 to decrease the difference in phase  
13 between the signals from the derotator 32 and the QAM  
14 constellation.

15  
16 The stage 110 multiplies the output from the  
17 accumulator 104 by a constant  $b_2$ . The constant  $b_2$  has a first  
18 value preset by the microprocessor 72. After a fixed period  
19 of time preset by the microprocessor 72, the constant  $b_2$  has  
20 another value. These different values are provided so that  
21 the servo 86 will be initially able to adapt on a coarse basis  
22 to a change in the station or channel 10 selected and the  
23 servo 100 will subsequently be able to operate on a fine basis  
24 to regulate the phases of the signals  $\cos \phi$  and  $\sin \phi$ .  
25 Furthermore, the I Derot and Q Derot signals respectively on  
26 the lines 36 and 38 initially provide a coarse control in the  
27 operation of the servos 84 and 100 when combined with the  
28 signals on the lines 58 and 60. Subsequently, the I error  
29 signals on the line 71 from the slicer 66 and the  
30 corresponding error signals on the line corresponding to the  
31 line 71 from the slicer corresponding to the slicer 66 provide  
32

1 a fine control in the operation of the servos 84 and 100 when  
2 combined with the signals on the lines 58 and 60.

3  
4 The overall carrier tracking servo loop thus  
5 consists of two servos operating in parallel. The first servo  
6 84 is a relatively slow reacting loop since it feeds all the  
7 way back to the variable frequency oscillator 14. The second  
8 servo 100 is a fast reacting loop which can track very rapid  
9 fluctuations in the phase of the incoming QAM signal. Each of  
10 these servos is considered to be an important feature of the  
11 invention. The combination of these servos in the manner  
12 described above is also considered to be an important feature  
13 of this invention.

14  
15 Another closed loop servo generally indicated at 112  
16 in Figure 2B regulates the rate at which the analog-digital  
17 converter 18 converts the analog signals in the coaxial cable  
18 12 to digital signals. This rate is regulated so that the  
19 digital conversion will occur at four (4) times the baud rate  
20 of the analog signals in the coaxial cable 12. The servo 112  
21 includes the same stages as the servo 84. For example, a baud  
22 phase detector 114 receives the digital signals on the lines  
23 36 and 38 and the lines 58 and 60 and computes a sampling  
24 phase error which is filtered as at 116, 118, 120 and 122 is  
25 converted from digital to analog as at 124 and is applied to a  
26 variable frequency oscillator 126 (Figure 2A) which generates  
27 a master clock M-CLK as at 128 for the system. The two  
28 multipliers 116 and 118 in the servo 112 respectively receive  
29 constants  $a_3$  and  $b_3$  from the microprocessor 72. Each of these  
30 constants  $a_3$  and  $b_3$  initially has a first value and  
31 subsequently has a second value as described previously for  
32 other constants.

The operation of the baud phase detector 114 can be described by referencing Figure 8. Figure 8 illustrates an example of an I channel waveform 130 with a trajectory that traverses from +1 to -1 and back to +1, thereby crossing zero twice. The Q channel waveform (not shown in Figure 8) has a trajectory similar to that of the I channel waveform 130 shown in Figure 8. The frequency of occurrence of the derotator output samples on the lines 36 and 38 is twice the baud rate. Thus, the time interval between samples is  $T/2$  as shown in Figure 8 where  $T$  is the reciprocal of the baud rate.

If the analog-digital converter 18 is sampling the received QAM signal perfectly, then the derotator output samples will be +1, 0, -1, 0, +1 as shown in Figure 8. On the other hand, if, for example, the analog-digital converter 18 is sampling too late, then the derotator output samples will be 97a, 97b, 97c, and 97d. The baud phase detector 114 initially determines if a zero crossing has occurred, i.e., it checks to determine if  $\text{sgn}[\hat{I}(n)] \neq \text{sgn}[\hat{I}(n-1)]$  where  $\hat{I}(n)$  and  $\hat{I}(n-1)$  are two consecutive slicer data decisions 132 and 134 in Figure 8. If a zero crossing has occurred, then the baud phase error is  $\text{sgn}[\hat{I}(n)] \text{sgn}[I(n-1/2)]$  where  $I(n-1/2)$  is indicated at 136 in Figure 8.

A similar computation is performed on the Q channel derotator output, i.e., if a Q channel zero crossing has occurred, then the Q channel baud phase error is

$$\text{sgn}[\hat{Q}(n)] \text{sgn}[Q(n-1/2)]$$

The baud phase detector output can either be the I channel baud phase error, the Q channel baud phase error or the sum of the two:

$$\text{sgn}[\hat{I}(n)] \text{sgn}[I(n-1/2)] + \text{sgn}[\hat{Q}(n)] \text{sgn}[Q(n-1/2)]$$



1 In the preferred embodiment, the baud phase detector output is  
2 chosen as the sum of the I channel and Q channel phase errors.

3

4 In Figure 2A, the variable frequency oscillator 126  
5 provides a master clock signal. This signal has a suitable  
6 frequency such as approximately eighty (80) megahertz. This  
7 is higher than the baud rate. From this master clock,  
8 frequencies constituting (a) four (4) times the baud rate, (b)  
9 two (2) times the baud rate and (c) the baud rate are  
10 generated. These are designated in Figures 2A and 2B as "BAUD  
11 CLK 4", "BAUD CLK 2" and "BAUD CLK".

12

13 The system and method described above have certain  
14 important advantages. They can optimally detect the  
15 quadrature amplitude modulated data transmitted over the  
16 coaxial cable 12 with very low complexity. The system and  
17 method of this invention detect such quadrature amplitude  
18 modulated data in the lines 58 and 60 without being affected  
19 by any of the distortions in the coaxial cable 12. The  
20 detected data in the lines 58 and 60 can then be processed in  
21 a manner well known in the art to recover the television  
22 signals (video and audio). The recovered television signals  
23 are then processed to provide a television image and the  
24 accompanying sound.

25

26 The system and method of this invention employ  
27 techniques which have not previously been employed in systems  
28 and methods involving quadrature amplitude modulation and  
29 which provide for results significantly advanced in relation  
30 to the prior art. For example, the system and method of this  
31 invention employ digital signal processing techniques to  
32 provide on the lines 58 and 60 optimally detected QAM data

which eliminate substantially all of the distortions in the coaxial cable. The system and method of this invention include the derotator 32 to improve the phase tracking capabilities in spite of the noise and distortion and include the symmetrical relationship of the stages in the equalizer chip 42 to significantly reduce hardware complexity. The system and method of this invention are also advantageous in employing the slicers 54 and 66 and in employing the slicer 56 and a slicer corresponding to the slicer 66 in providing this robust symmetric equalization. The system and method of this invention are further advantageous in providing the decision feedback equalizer 52 and the feed forward equalizer 40 to optimally correct for the distortion in the coaxial cable 12.

Servos are included in the system and method of this invention. These servos are believed to be broadly new and patentable in providing on the lines 58 and 60 QAM data which are substantially free of noise and distortion and which are provided with very accurate baud and carrier phases corresponding to the phases of the transmitted QAM signals in the coaxial cable 12. An individual one of the servos regulates the frequency of the signals from the oscillator 14 to obtain the intermediate frequency of five megahertz (5 MHz). Another one of the servos regulates the gain of the analog signals introduced in the coaxial cable 12 to the converter 18. A third one of the servos regulates the conversion of these analog signals to digital signals at four (4) times the baud rate. A fourth one of the servos regulates the phase and frequency of the cosine  $\phi$  and sine  $\phi$  signals introduced to the stage 34 so that the phase of the digital signals from the derotator 32 will correspond to the phase of the QAM signals in the coaxial cable 12.

03819049-012098

1           The servos described in the previous paragraph have  
2           sophistications which further enhance their operation in  
3           providing on the output lines 58 and 60 quadrature amplitude  
4           demodulated signals free of the noise and distortions in the  
5           coaxial cable 12 and corresponding in baud and carrier phase  
6           to the phases of the quadrature amplitude modulated signals in  
7           the coaxial cable. One of these sophistications for three (3)  
8           of the four (4) servos is initially to use the signals on the  
9           lines 36 and 38 for regulation and subsequently to use the  
10          signals representing the slicer errors on the line 71 and the  
11          slicer error on the line corresponding to the line 71 for such  
12          regulation.

13  
14          Another sophistication is the use of two parallel  
15          servos for carrier acquisition and tracking. One slow  
16          reacting servo controls the IF variable frequency oscillator  
17          to track the incoming frequency. The second fast reacting  
18          servo controls the phase derotator to track any phase  
19          variations on the incoming signal. Both effectively provide  
20          controls of frequency, one providing a coarse control and the  
21          other providing a fine control.

22  
23          Another sophistication is to provide individual time  
24          constants in the different servos and to provide each of these  
25          time constants with a first value for a first period of time  
26          after a change in the individual one of the channels 10  
27          selected and then with a second value after the first period  
28          of time. All of the sophistications specified in this  
29          paragraph and in the previous paragraphs cause each of the  
30          servos initially to provide a coarse control and subsequently  
31          to provide a fine control.

09819049.012098

1           Although this invention has been disclosed and  
2   illustrated with reference to particular embodiments, the  
3   principles involved are susceptible for use in numerous other  
4   embodiments which will be apparent to persons skilled in the  
5   art. The invention is, therefore, to be limited only as  
6   indicated by the scope of the appended claims.